LHF08CTE
8
3 BUS OPERATION
consuming
completes.
active
power
until
the
operation
The local CPU reads and writes flash memory
in-system. All bus cycles to or from the flash memory
3.4 Deep Power-Down
conform to standard microprocessor bus cycles.
RP# at V IL initiates the deep power-down mode.
3.1 Read
Information can be read from any block, identifier
codes, or status register independent of the V PP
voltage. RP# can be at either V IH or V HH .
The first task is to write the appropriate read mode
command (Read Array, Read Identifier Codes, or
Read Status Register) to the CUI. Upon initial device
power-up or after exit from deep power-down mode,
the device automatically resets to read array mode.
Four control pins dictate the data flow in and out of
the component: CE#, OE#, WE#, and RP#. CE# and
OE# must be driven active to obtain data at the
outputs. CE# is the device selection control, and
when active enables the selected memory device.
OE# is the data output (DQ 0 -DQ 7 ) control and when
active drives the selected memory data onto the I/O
bus. WE# must be at V IH and RP# must be at V IH or
V HH . Figure 15 illustrates a read cycle.
3.2 Output Disable
With OE# at a logic-high level (V IH ), the device
outputs are disabled. Output pins DQ 0 -DQ 7 are
placed in a high-impedance state.
3.3 Standby
CE# at a logic-high level (V IH ) places the device in
standby mode which substantially reduces device
power consumption. DQ 0 -DQ 7 outputs are placed in
a high-impedance state independent of OE#. If
In read modes, RP#-low deselects the memory,
places output drivers in a high-impedance state and
turns off all internal circuits. RP# must be held low for
a minimum of 100 ns. Time t PHQV is required after
return from power-down until initial memory access
outputs are valid. After this wake-up interval, normal
operation is restored. The CUI is reset to read array
mode and status register is set to 80H.
During block erase, byte write, or lock-bit
configuration modes, RP#-low will abort the
operation. RY/BY# remains low until the reset
operation is complete. Memory contents being
altered are no longer valid; the data may be partially
erased or written. Time t PHWL is required after RP#
goes to logic-high (V IH ) before another command can
be written.
As with any automated device, it is important to
assert RP# during system reset. When the system
comes out of reset, it expects to read from the flash
memory. Automated flash memories provide status
information when accessed during block erase, byte
write, or lock-bit configuration modes. If a CPU reset
occurs with no flash memory reset, proper CPU
initialization may not occur because the flash memory
may be providing status information instead of array
data. SHARP’s flash memories allow proper CPU
initialization following a system reset through the use
of the RP# input. In this application, RP# is controlled
by the same RESET# signal that resets the system
CPU.
deselected during block erase, byte write, or lock-bit
configuration, the device continues functioning, and
Rev. 1.3
相关PDF资料
LH28F160S3HNS-TV IC FLASH 16MBIT 100NS 56SSOP
LH28F160S5HNS-S1 IC FLASH 16MBIT 70NS 56SSOP
LH28F320S3HNS-ZM IC FLASH 32MBIT 110NS 56SSOP
LH28F320SKTD-ZR IC FLASH 32MBIT 70NS 48TSOP
LHF00L28 IC FLASH 16MBIT 70NS 48TSOP
LPM409 CHASSIS STNRD 4SLOT CHASSIS W/INPUT LEAD
LS15RB1201J04 POE SPLITTER 10.8W 12V @0.9A
LT1932ES6#TRMPBF IC LED DRIVR WHITE BCKLGT TSOT-6
相关代理商/技术参数
LH28F008SCHT-TL12 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCHT-TL15 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCHT-V12 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCHT-V85 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM
LH28F008SCH-V 制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:8-MBIT(1 MB x 8) SmartVoltage Flash MEMORY
LH28F008SCL-12 制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:Flash Memory 8M (1M 】8)
LH28F008SCL-85 制造商:SHARP 制造商全称:Sharp Electrionic Components 功能描述:Flash Memory 8M (1M 】8)
LH28F008SCN-12 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 Flash EEPROM